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Absfracl- This paper presents a procedure for building SPICE 
models for via transitions in differential signaling. The method of 
extracting parameters of SPICE models from a full-wave 
simulation tool is demonstrated. Then the validity of the SPICE 
models is studied by comparing the solution from the SPICE 
models with that from the full-wave simulation. 
several parts, and each part is modeled as a SPICE passive 
network. The various via transitions in a practical design can be 
modeled by putting these basic building blocks together. This 
method is denoted as a layer peeling process in this paper. The 
models ofthese parts are called I‘ building blockp 0r“blocks”. 
Solid planes inside the PCBs were used as natural boundaries 
for separating the blocks of a via. Similarly, this process was 
applied to build the via model library for differential signaling, Keywords-PCB; SPICE; via transition; diflerenfial signaling . 
I. INTRODUCTION 
In high-speed digital designs, signal via transitions on 
printed circuit boards (PCBs) are becoming an imporlant signal 
integrity issue. As the data rates increase into the multi-giga- 
bit per second range, via transitions can degrade the signal. 
Efficient and accurate models for via transitions are necessary 
for high bit-rate digital circuit system designs. Further, these 
models should be compatible with fast simulation tools. 
A number of models for differential vias have been 
published. The method in [l] and [Z] modeled the coupled vias 
as a cascade of capacitances and inductances. A 3-D 
electrostatic solver was used to calculate the capacitances while 
the formula of a bifilar transmission line was applied to 
computation of the inductance values. Another method in [3] 
modeled vias in differential transmission lines as transmission 
line segments. A layer peeling process was proposed to model 
via transitions of single-ended signaling on multi-layer PCBs in 
[4-51. In this paper, this procedure was used to model the via 
pair for a differential signal pair. SPICE models for various 
vias on a specified PCB stackup are constructed by cascading 
“building blocks’’, which are SPICE models for elements of the 
via structure. Full-wave numerical modeling was used to 
simulate the 4-port S-parameters of these “building blocks”. 
11. LAYER PEELING PRXESS 
It was shown in the previous work that single-ended via 
transition in the multi-layer PCBs could be modeled using a 
peeling and partitioning process [4-51. A via is segmented into 
The main advantage of the layer peeling process is that it 
has the flexibility to model various via transitions connecting 
signal lines on different layers using a few SPICE building 
blocks. It decreases the requirement of time and complexity of 
full-wave simulation for model extraction. For a through-hole 
via differential signal pair, the via model library includes only 
four kinds of building blocks: the transition between coupled 
microstrip lines and differential via pair (Block A in Fig. I), the 
differential via pair across two solid planes (Block D), the 
transition between coupled striplines and a differential via pair 
(Block B), differential via stubs (Block C). At first, simple 
combinations of blocks associated with the geometry variantion 
were simulated using full-wave tools to acquire n-port S -  
parameters. Then a physics-based SPICE model for each block 
was built. The values of these elements were extracted by 
fitting the S-parameters fiom full-wave models. 
To demonstrate the procedure detailed above, a model 
library was constructed for differential signaling on a 10-layer 
board. A typical through-hole via pair for differential signaling 
is shown in Fig. 1 
After applying the layer peeling process, the six building 
blocks were identified and their SPICE model was constructed 
as shown in Fig. 2- Fig. 5.  The SPICE model for Block A can 
be seen as two coupled n-type circuits. C, models the 
capacitance between the pad and the reference plane, while C,, 
models the mutual capacitance between two pads. C2 represents 
the capacitance between the via cylinder and the reference 
plane, while G2 models the capacitive coupling between two 
via cylinders. L is the equivalent inductance of the via and M 
models the mutual inductive coupling between two vias. 
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The SPICE model for Block B was built using a similar 
method. Because Block B has six ports and two reference 
planes, it requires two different models. One is for the 
geometry when the signal comes 6om top layer and the ends of 
vias near the bottom layer connects to via stubs as shown in 
Fig. 3(a). The other case is for the situation when signal comes 
6om the bottom layer and the top layer connects to via stubs as 
shown in Fig. 3@).  In Fig. 3(a), Port 1, 2, 5 and Port 6 share 
one reference plane and Port 3 and Port 4 use another reference 
plane. C,, represents the inter-plane capacitance between two 
solid planes. In Fig. 3@), Port 1 and Port 2 share one reference 
plane and Port 3,4,5 and Port 6 use another reference plane. 
Fig. 4 shows the SPICE model for Block C. For this 
example, the thickness of the dielectric layer of Block C is 
0.105 nun, so that the inductance associated with the via stub is 
very small and can be neglected. SPICE model for Block D as 
shown in Fig. 5 is similar to that for Block A. The difference is 
that four Ports do not share one common reference plane as 
shown in Block A. Zm represents the input impedance of the 
powerbus structure. For this case, when the size of board is 15 
nun by 15 mm and the 6equency range is below SGHz, it can 
be modeled as one capacitor. In practical designs, the boards 
are generally larger than this example. More complex models 
(such as cavity model) for poweriground planes should be used 
instead of a simple capacitance. 
F i g m  1. A lpcial lhmugh hole via pair for differential signaling. (a) 
perspsiwe view. (b) ride view. 
7 
T 
Figure 3. SPICE models for Black B. (a) when signal wmes from the upper 
layen and via stubs are in the lower laycn. and (b) when signal comes from 
the lower layen and via subs are in lhe upper layen. 
Figure 2. SPICE model for Blwk A 
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Figure 4. SPICE model for Block C 
Port 3 b bPort4 
Figure 5. SPICE model for Block D 
n1. CIRCUIT EXTRACITON FOR BLOCKS 
To avoid the difficulty of setting the port at the lower edge 
of a via and anti-pad, a test geometry as shown in Fig. 6, which 
consists of two Block As, was used to extract circuit 
parameters for Block A. After the simulation using a full-wave 
commercial tool using finite integration technique, the circuit 
parameters of Block A were extracted by fitting the S- 
Parameters. 
L."., I,_ - PZr 
Figure 6. Geometry ured Io c d w  the SPICE model for Bloek A 
Using the method described above, the SPICE model was 
extracted and the following equivalent-circuit values were: 
L =  1.44nH; 
M = 0,648 nH; 
C, = 0.0964 pF; 
c2 = 0.0481 pF; 
C,, = 4.53e-013 pF; 
Cm2 = 0.0295 pF. 
Fig. 7 shows a geomehy used to extract the SPICE model 
for block D,, while a block DI was insert into two block A to 
form a four layer sbucture. After the full-wave simulation, the 
SPICE model parameters of block D, were extracted as: 
C,, = 0.0137 pF; 
CI = 0.0163 pF; 
L=O.I38nH; 
M = 7.08e-4 nH; 
C,, = 14.7 pF; 
Similarly, the model of block 4. was extracted using the same 
method. The values of components were: 
C,nl = 3.39e-3 pF; 
C, = 6.02e-4 pF; 
L=O.O146nH, 
M = 838e-4 nH; 
C,,= 101 pF. 
All parameters of other blocks were extracted using the similar 
procedure. 
IV. MODELING RESULTS 
To check the SPICE results 60m the extraded circuits, a 
test case for a differential via transition on a IO-layer hoard was 
simulated using full-wave simulation tools as shown in Fig. 8. 
It consists of Block A, D,, DZ, B and C. Differential signal 
traces on first and seventh layer were connected by a pair of 
through hole vias. The third, fourth and eighth layer are also 
signal layers, which can be seen in Fig. 8 as dashed lines. Fig. 9 
- Fig. 12 shows the comparison of the SPICE model and full- 
wave simulation results. The difference of magnitudes of S,,I, 
is within 3dB while the difference of magnitudes of Sdal is 
within 0.OSdB. 
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L I  Figure 10. Modeling rcrulls - L Sall for the lest case in Fig. 8. 
L.* . . ~ . I C  
ih) 
Figure1 Geometry used lo edmcl SPICE model for Block DI, (a) 
p"p"tive vmv. and (h) side \iew 
I- l".."l 
Figure 8. A lest case of differential via lransition on IO-laycr board 
Figure 12. Modeling results - LSwj for the lest case in Fig. 8 
Figure 9. Modcling resulfs - ISa,,[ for the lest case in Fig. 8. 
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Another test case for the differential via hansition on a 10- 
layer board was simulated using full-wave simulation tools as 
shown in Fig. 13. It consists of Block A, B, Dz, D, and C. Fig. 
14 - Fig. 17 shows the comparison of SPICE model and full- 
580 
wave simulation results. The difference is within 3dB up to 
SGHz. blocks in this library. 
and every via on the board can be modeled by a few cascaded 
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F i p  13. Anolher hst cafe ofdifferential via m i t i o n  on IO-layer board. 
Figure 14. Modelingresults-~S~,,Iforthehstcafcin Fig. 13. 
Frrqumcy (Wz) 
Figure 16. Modeling results- IS-X for the test case in Fig. 13. 
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